Abstract-
I. INTRODUCTION
In the current digital integrated circuit designing a complete system is being implemented on the chip which is formally known as system on chip (SOC). Now a day the designed SOCs usually contain memory in its larger part of the area (roughly 70-80% of its total area), Hence it is very crucial to take the memory part in a very effective way as the memory cells are very compact compared to other logic parts present in the chip. The care should be taken in such a manner that even if a single cell is defective then it must be identified otherwise it may affect the adjacent cell and may damage the functionality of the whole memory component. However as the fabrication process of the integrated circuits are advancing quickly, it affects the size of the transistors or other components present in that chip. Presently many vendors are working on less than 20nm process technology which directly has impact on the size of transistors; short channel length is one of the impacts of this scaling. Due to continuous scaling of the various parameters the threshold roll-off comes in the design issue; and this issue may affect the behavior of the component or the entire system very badly.
An SRAM cell is taken in this case to analyze the effect of threshold roll-off on its static noise margin, as the SNM of the SRAM cell is very crucial design issue for the cell stability, and how effectively an SRAM cell can read and/or write is determined by its SNM analysis only. If the SNM of the cell is not properly optimized it may degrade overall functionality of the entire memory of the IC.
II. THRESHOLD ROLL-OFF
According to the classical theory of the transistors, in the channel region for depletion charges the gate voltage has to be compensated before making the channel to go into strong inversion. This gate voltage is responsible for the constitution of the threshold voltage given in the equation (1).
Where V FB is the flat band voltage, N A is accepter concentration, and φ F is Fermi level. However, a very small amount of the depletion charges caused by the source and drain junction present near the source and drain region, this in turn increases the leakage current. For long channel transistors, this effect is negligible while comparing to the overall depletion charges. This effect comes into the design where transistor channel length or gate length is short as shown in figure-1. The other factors which affect the threshold roll-off include gate-oxide thickness, channel-depletion depth, and junction-depth as the length of the channel becomes shorter. By optimizing inner junction and depletion depth, the threshold roll-off may be controlled till a certain extent. Another most critical effect is charge sharing in short channel transistors. Empirically, the Threshold roll-off approximately calculated is given by the equation (2) .
Where φD is source to channel junction built in voltage, and EI is known as electrostatic integrity of the device and calculated using:
Where Tdepl is the depletion depth in the channel. Hence from above equation, we can conclude that by reducing the value of EI in the device structure the threshold roll-off voltage can be reduced. The modeling for transistors is related to its device geometric parameters as shown in Table (1) . The calculated values of EI and V T-Roll are shown in Table ( 2). From this expression, it is also clear that the threshold roll-off depend largely on source to channel built-in voltage (φD) rather than electrostatic integrity only (if EI is somehow maintained nearly equal to 1 as it is always desired). The source to channel built-in voltage (φ D ) can be calculated using the following equation (4) and by varying the involved parameters the V T-Roll can be controlled as per the requirements. -
-------------(4)
Where SD is substrate doping, N D is Donor density, and n i intrinsic carrier concentration. The final graph is plotted between gate length, EI, and VT-Roll as shown in figure-2 . By observing the obtained graph it can be concluded that the variation is almost constant w.r.t EI as well as φD. Hence the VT-Roll is not only dependent on EI but also it depends on the value of φD and by controlling the value of it the V T-Roll can also be controlled. 
III. SRAM CELL
The basic single port SRAM cell is shown in figure-3 . It consists of two inverters connected back to back and this connection is responsible for the reinforcing the cell and make it suitable for data retention. The bit-lines (BL and BLB) are used for reading and writing the data from the memory, while the word line (WL) is used for selecting the particular cell of the memory. The above cell is just a single read/write cell, however now most of the memories contain double or dual port read/write cell as shown in figure-4 . Double port SRAM cell increases the memory density to a higher extent. The two ports present in the given cell is able to access the cell independent to each other but to achieve this the bit lines (also known as access lines) and word lines should be duplicated. In the above cell, two extra pass transistors are required to control the access of the second port.
IV. STATIC NOISE MARGIN
For SRAM cell, its SNM is a key figure of merit. The SNM can be calculated by drawing a largest possible square in between the two voltage transfer characteristics (VTC) of the back to back connected inverters; the configuration can be shown in figure-5.
Figure-5 Arrangement of SRAM cell for measuring its SNM
Where the voltage source is given as noise voltage source. The side length of the square which is usually given in volts represents the SNM of the cell. When the given noise voltage is increased and becomes more than SNM, the state of the SRAM cell may alter and the data may lost which is not a desired result. Furthermore, since the cell perform both read as well as write operation of the data the SNM also characterized as read as well as write margin. In the case of read margin the SNM is calculated when the word line voltage is set high and the bit lines are also recharged to its high value, on the other hand the write SNM is defined as the minimum bit-line voltage required to change the stored data of the cell.
V. SIMULATION AND RESULTS
The above single and double port SRAM cell is simulated using HSPICE simulator and their threshold roll-off is maintained by varying the device parameters as shown in equations 2 and 3. The noise margin simulation is also performed to measure the effective SNM of both the cell with respect to the optimized threshold roll-off. The standard 22nm process technology is used for the modeling of transistors. The various other major parameters are noted in the table (3). The figure 6(a) shows the value of supply voltage is given to VDD and WL port of the cell. In the figure 6(b) the bit line signal is shown, However, the output can be observed by the figure 6(c) which shows the value at Q and QB node of the SRAM cell. Since the design is working under the optimized threshold roll-off condition so it is necessary to check the current flow through the circuit. Figures 9(a) and (b) represent the current flow w.r.t. the supply voltage for single and double port SRAM cell respectively. 
VI. CONCLUSION
This paper presents the static noise margin analysis of two different SRAM cell by optimizing the threshold roll-off of the MOS device used in the cells. The threshold roll-off directly affects the sub-threshold current of the device which inturn affects the device performance; in our case the SNM of the SRAM cell is chosen since the SNM of the cell is a key parameter design issue for stability and data retention of the cell. If the SNM is low the data which is stored into the cell may lost quickly and our memory may not work as desired. Hence the device parameters are optimized and that the obtained SNM of the cell is suitable for memory cell design and proper data retention application.
